⚖️ RISC-V Formal

ISA Verification, Instruction Semantics, Hardware Proofs, Architecture Validation

Stack frame layout on x86-64
eli.thegreenplace.net·2h·
Discuss: Hacker News
🔧RISC-V Assembler
Cactus Language • Stylistics 6
inquiryintoinquiry.com·7h
🌳Context free grammars
Complete Beginner's Guide to GenAI Development: From Python to Production-Ready AI Agents
dev.to·5h·
Discuss: DEV
🌳Context free grammars
Software Defined Retro ROMs
hackaday.com·21h
📼Retro Games
Modular PIC C2 Agents
rastamouse.me·10h
🌐WASI
Building a Sleeper Computer from an SGI Indy
buu342.me·22h·
Discuss: Hacker News
🖥️Terminal Renaissance
Let's Learn x86-64 Assembly! Part 4 - More About Jumps Than You Wanted To Know
gpfault.net·15h·
Discuss: Hacker News
🔧RISC-V Assembler
U.S. CISA adds Fortinet FortiWeb flaw to its Known Exploited Vulnerabilities catalog
securityaffairs.com·9h
🛡Cybersecurity
Debian 13.0 Ready To Introduce Formal RISC-V Support But Still Bound By Slow Hardware
phoronix.com·12h
🔍RISC-V Debug
Post-Quantum Cryptograpy Proof of Concept Implementations
netmeister.org·1h
🌐Network Protocols
Back 2 Basics - NMOS Switch
mikecoats.com·9h
🔌Microcontrollers
Week 29 – 2025
thisweekin4n6.com·10h
🔍Binary Forensics
Next is Wildcat Lake
blogger.com·27m
🦾ARM Cortex-M
The borrowchecker is what I like the least about Rust
viralinstruction.com·13h
🦀Rust Borrowing
Type Checking with Symbolic Execution
bullno1.com·1d·
Discuss: Hacker News
🧮Algebraic Datatypes
First-Hand:The AT&T Bellmac-32 Microprocessor Development
ethw.org·1d·
Discuss: Hacker News
⚡Circuit Archaeology
Navigating AI Dementia: Strategies for Safe Rollback
news.ycombinator.com·1h·
Discuss: Hacker News
💾Persistence Strategies
TeamGroup T-Create Expert DDR5-6000 C34 2x32GB Review: Expertly Designed For Professionals
tomshardware.com·11h
⚡Performance Tools
LLM-in-a-Box: A Templated, Self-Hostable Framework for Generative AI
github.com·2h·
Discuss: Hacker News
🦋Format Metamorphosis
Free Things Are Complicated (Especially the Sphere Spectrum!)
grossack.site·23h
🧮Algebraic Archives